

09/921038

ABSTRACT

A programmable resistance memory element including a pore of memory material which is raised above a semiconductor substrate by a dielectric layer. The pore may be formed with the use of
5 sidewall spacers.

0921038-080201